Miniaturization of implantable neural recording systems to micron-scale volumes will enable minimally invasive implantation and alleviate cortical scarring, gliosis, and resulting signal degradation. Ultrasound (US) power transmission has been demonstrated to have high efficiency and low tissue attenuation for mm-scale implants at depth in tissue [1, 2, 3] , but has not been demonstrated with precision recording circuitry. We present an US implantable wireless neural recording system scaled to 0.8mm 3 , verified to safely operate at 5cm depth with state of the art neural recording performance an average circuit power dissipation of 13μW, and 28.8μW including power conversion efficiency. Sub-mm scale is achieved through single-link power and communication on a single piezocrystal (Lead Zirconate Titanate, PZT) utilizing linear analog backscattering, small die area, and eliminating all other off-chip components.
A simplified block diagram of the system is shown in Fig. 17 .5.1, which consists of an external interrogator and a free-floating mote comprised of only a 0.42mm 3 PZT, a 0.25mm 2 IC, and a flex PCB interposer. The mote is encapsulated with a 10μm layer of parylene-C. The interrogator (Cephasonics, cQuest Cicada) sends a pulse in transmit (TX) mode, which arrives at the mote after one time of flight (ToF). The interrogator then switches to receive (RX) mode to receive the reflected amplitude-modulated (AM) wave from the mote after another ToF. The RX chain then amplifies, filters, and digitizes the received signal for demodulation. Interrogation is performed in a pulse-echo fashion to relax the dynamic range requirements on the RX chain imposed by TX-to-RX acoustic leakage and eliminate the need for a circulator. Thus, to avoid TX/RX interference, the pulse width is set to <2 ToF. Since implant depth can vary, a mote placed close to the interrogator (e.g. ~1cm) would have 2xToF~13μs, too short for wake-up and robust multi-bit digital modulation in a single pulse. To overcome this limitation, the IC performs analog AM backscattering which carries higher information per cycle. The analog signal may be transmitted even if only a few cycles are available per pulse. The addition of a unique subcarrier frequency in each mote can enable simultaneous multi-mote interrogation.
The PZT starts harvesting energy upon the arrival of an incident US wave. To eliminate the need for a large off-chip storage capacitor, the mote wakes up when each pulse arrives and sleeps in absence of a pulse. AC voltage generated across the PZT is rectified and regulated by the IC. At its series resonance frequency (f r =1.78MHz), the PZT can be modeled as an AC source (V s ) and a series resistance (R s~4 kΩ). The acoustic reflection coefficient (Γ) at the boundary of the mote PZT and tissue can be modulated by tuning the impedance in shunt with the PZT (R m ), as shown in Fig. 17 .5.2. However, Γ∝R m /(R m +R s ) and is therefore nonlinear with respect to R m making this method impractical for analog backscattering. Linear backscatter modulation is possible as long as the peak voltage across the piezo terminals (V PZ ) is modulated linearly. This can be achieved by connecting synchronously upconverted baseband message current (I m ) to the PZT terminals (Fig. 17.5.2 ). To save area and complexity, the upconversion is implemented by reusing the available active rectifier on-chip, which automatically synchronizes the conduction period to f r . During each half cycle, I m generates a voltage drop across R s linearly modulating V PZ =V PZ + -V PZ -. The modulation depth of V PZ is designed such that the rectified voltage is always higher than 1.1V, allowing the LDO to continuously regulate the 1V supply (V DD,1V ). A small on-chip capacitor (C store =130pF) reduces voltage ripple on the rectified voltage (V RECT ). At the highest signal frequency of interest (55kHz subcarrier+5kHz neural signal), the impedance of C store is ~5× larger than the impedance of the PZT, which results in I m being supplied by the PZT rather than C store . Therefore, in steady state, when the active rectifier pass transistor turns on, the peak voltage across V PZ is, to first order, linearly modulated by I m .
The IC block diagram is shown in Fig. 17 .5.3. As V RECT rises, a power-on reset (POR) is triggered and V DD,1V is generated within 10 cycles (~5μs) after the arrival of the incident wave. Control and timing signals are synchronized by a clock, which is extracted from the PZT voltage (T CK =1/f r ). The low-noise amplifier is implemented by an auto-zeroed current-reuse capacitive feedback OTA (Gain 24dB, 250kHz BW required for passing a chopper/subcarrier (~55kHz)). Fast reset switches (φ 1 , φ 2, and φ 3 ) and a power-gated low impedance voltage source are used to quickly charge the input terminals of the OTA to V CM =0.5V in 4T CK at the start of the sample. Chopper switches upmodulate the signal to simultaneously reduce 1/f noise of the amplifier and to act as a subcarrier frequency for communication. The kT/C noise sampled on C s by the reset switches is modulated out of band when the subcarrier is downmodulated on the Rx side in digital. The chopper/subcarrier frequency (f CH ) is divided down from the main clock, while its phase is maintained from sample-to-sample by a reset triggered by the POR signal. The amplifier initialization completes in 12T CK and the output of the AFE is valid after 22T CK (~11μs). 11μs of wakeup time allows backscatter modulation for 83% of the power-on time at a depth of 5cm. The LNA differential output is forced across a PMOS in triode by means of super source followers generating a linear current over ±200mV of LNA output voltage range. In absence of incident US pulse, the mote PZT is no longer actuated and the circuit turns off gradually as C store discharges (in <10μs), and POR returns to the off state.
The IC was fabricated in a 65nm LP CMOS process. Figure 17 .5.4 shows five measured interrogation events of modulated V PZ in response to a 20mV PP input sine wave. The 11μs start-up time and subcarrier modulation at f CH is observable on each pulse. The demodulated output signal and its corresponding spectrum are plotted for a 300Hz, 20mV PP input sine wave whose measured SFDR and THD are -50dB and -44dB, respectively. No harmonic tones are observed in the spectrum for a 10mV PP signal.
The measured static input-output characteristic is shown in Fig. 17 .5.5 (output defined as the envelope of V PZ ). A 23dB voltage gain over 20mV PP of input range with <1.2% static nonlinearity is achieved. PEDOT:PSS coated electrodes (200x200μm 2 , electroless nickel immersion gold plating) present <10mV DC offset, which is within the V IN range. The demodulated input-referred noise spectral density with and without subcarrier modulation is plotted in Fig. 17 .5.5. The total input-referred noise spectral density is 328nV/√Hz, and is dominated by carrier noise, which contributes 319nV/√Hz, therefore the noise contributed by the chip is 76nV/√Hz. An in vitro measurement is shown in Fig. 17 .5.6, where the assembled mote is suspended at a distance of 5cm away from the interrogator in water. Backscatter modulation and demodulated signal are shown for a 300Hz, 20mV pp sine wave applied at the input. A comparison with recently published fully integrated submm 3 neural recording implants is shown in the table in Fig. 17 .5.7. We introduce a linearization technique for AM backscattering in ultrasonic implants. This design occupies the same volume as the smallest neural recording implant, but improves performance by combining low-noise, power-efficient, and linear neural recording with a PEF 2× lower, a depth 2.5×, and a static nonlinearity 40× lower than state of the art [1, 4, 5] . DIGEST 
